

CUSTOMER NO.: 27623

Sheet 1 of 1.

FORM PTO-1449	Docket Number (Optional) US 20 02 1052-2	Application Number 10/635,198
Applicant Rolf HARJUNG		
Filing Date August 6, 2003		Group Art Unit 2125
INFORMATION DISCLOSURE CITATION IN AN APPLICATION		
(Use several sheets if necessary)		

U. S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						YES	NO

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, Etc.)

C6	<p>Arunachalam, Ravishankar et al. "CMOS Gate Delay Models for General RLC Loading". Proceedings of the 1997 International conference on Computer Design (ICCD '97), 0-8186-8206-X/97, 1997 IEEE, pp. 1-7.</p>
C7	<p>Dartu, Florentin et al. "A Gate-Delay Model for High-Speed CMOS Circuits". 31st ACM/IEEE Design Automation Conference, pp. 576-580, 1994.</p>
C8	

EXAMINER 	DATE CONSIDERED 4/5/07
---	---------------------------

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.